File tree Expand file tree Collapse file tree 4 files changed +11
-14
lines changed
flow/designs/ihp-sg13g2/i2c-gpio-expander Expand file tree Collapse file tree 4 files changed +11
-14
lines changed Original file line number Diff line number Diff line change @@ -11,14 +11,6 @@ add_global_connection -net {VSS} -inst_pattern {.*} -pin_pattern {VSS!} -ground
1111add_global_connection -net {VDD} -inst_pattern {.*} -pin_pattern {^VDD$} -power
1212add_global_connection -net {VSS} -inst_pattern {.*} -pin_pattern {^VSS$} -ground
1313
14- # padframe core power pins
15- add_global_connection -net {VDD} -pin_pattern {^vdd$} -power
16- add_global_connection -net {VSS} -pin_pattern {^vss$} -ground
17-
18- # padframe io power pins
19- add_global_connection -net {IOVDD} -pin_pattern {^iovdd$} -power
20- add_global_connection -net {IOVSS} -pin_pattern {^iovss$} -ground
21-
2214global_connect
2315
2416# core voltage domain
@@ -29,10 +21,10 @@ define_pdn_grid -name {grid} -voltage_domains {CORE} -pins {Metal4 Metal5}
2921add_pdn_stripe -grid {grid} -layer {Metal1} -width {0.44} -pitch {7.56} -offset {0} \
3022 -followpins
3123add_pdn_ring -grid {grid} -layers {Metal4 Metal5} -widths {3.0} -spacings {2.0} \
32- -core_offsets {4.5} -connect_to_pads
33- add_pdn_stripe -grid {grid} -layer {Metal4} -width {1.840 } -pitch {75.6 } -offset {13.6 } \
24+ -core_offsets {4.5}
25+ add_pdn_stripe -grid {grid} -layer {Metal4} -width {2.0 } -pitch {40.0 } -offset {10.0 } \
3426 -extend_to_core_ring
35- add_pdn_stripe -grid {grid} -layer {Metal5} -width {1.840 } -pitch {75.6 } -offset {13.6 } \
27+ add_pdn_stripe -grid {grid} -layer {Metal5} -width {2.0 } -pitch {40.0 } -offset {10.0 } \
3628 -extend_to_core_ring
3729add_pdn_connect -grid {grid} -layers {Metal1 Metal4}
3830add_pdn_connect -grid {grid} -layers {Metal4 Metal5}
Original file line number Diff line number Diff line change @@ -40,6 +40,8 @@ sg13g2_IOPadIOVss_inst \
4040sg13g2_IOPadIOVdd_inst
4141export FOOTPRINT_TCL = $(PLATFORM_DIR ) /pad.tcl
4242
43+ export MACRO_PLACEMENT_TCL = $(DESIGN_HOME ) /$(PLATFORM ) /$(DESIGN_NICKNAME ) /macros.tcl
44+
4345export PDN_TCL = $(DESIGN_HOME ) /$(PLATFORM ) /$(DESIGN_NICKNAME ) /pdn.tcl
4446
4547export BLOCKS = I2cDeviceCtrl
Original file line number Diff line number Diff line change 1+ place_macro -macro_name system_expander.i2cCtrl -location {375.54 372} -orientation R0 -exact
Original file line number Diff line number Diff line change @@ -20,13 +20,15 @@ set_voltage_domain -name {CORE} -power {VDD} -ground {VSS}
2020define_pdn_grid -name {grid} -voltage_domains {CORE} -pins {TopMetal1 TopMetal2}
2121add_pdn_stripe -grid {grid} -layer {Metal1} -width {0.44} -pitch {7.56} -offset {0} \
2222 -followpins -extend_to_core_ring
23- add_pdn_ring -grid {grid} -layers {TopMetal1 TopMetal2 } -widths {8.0} -spacings {5.0} \
23+ add_pdn_ring -grid {grid} -layers {Metal5 TopMetal1 } -widths {8.0} -spacings {5.0} \
2424 -core_offsets {4.5} -connect_to_pads
25- add_pdn_stripe -grid {grid} -layer {TopMetal1} -width {2.200 } -pitch {75.6 } -offset {13.6 } \
25+ add_pdn_stripe -grid {grid} -layer {TopMetal1} -width {4.0 } -pitch {60.0 } -offset {10.0 } \
2626 -extend_to_core_ring
27- add_pdn_stripe -grid {grid} -layer {TopMetal2} -width {2.200 } -pitch {75.6 } -offset {13.6 } \
27+ add_pdn_stripe -grid {grid} -layer {TopMetal2} -width {4.0 } -pitch {60.0 } -offset {10.0 } \
2828 -extend_to_core_ring
2929add_pdn_connect -grid {grid} -layers {Metal1 TopMetal1}
30+ add_pdn_connect -grid {grid} -layers {Metal5 TopMetal1}
31+ add_pdn_connect -grid {grid} -layers {Metal5 TopMetal2}
3032add_pdn_connect -grid {grid} -layers {TopMetal1 TopMetal2}
3133
3234define_pdn_grid \
You can’t perform that action at this time.
0 commit comments